



IBM Systems and Technology Group

## The Foundry-Packaging Partnership

### Enabling Future Performance

Jon A. Casey


IBM Fellow  
IBM Systems and Technology Group

5/30/2013


© 2012 IBM Corporation

# Data growth will drive the new IT model

1 exabyte = 1000 terabytes  
1 zettabyte = 1000 exabytes



## Dimensions of data growth




The Data is in the Cloud !

The Compute will move to the Data


# Changes in the compute model –memory centric computing

## Old Compute-centric Model



Data lives on disk and tape  
 Move data to CPU as needed  
 Deep Storage Hierarchy

Manycore



FPGA



Massive Parallelism  
 Persistent Memory




Flash



Phase Change

## New Data-centric Model




Data lives in persistent memory  
 Many CPU's surround and use  
 Shallow/Flat Storage Hierarchy


**Huge impact on hardware, systems software, and application design**


**Open Architecture, Software Defined Environment**

Will semiconductor technology alone get us to the goal line?




## IBM Transistor Performance Improvement





## Scaling can and will continue to at least the “7 nm” node

Cost per transistor has begun to saturate



**But It will be expensive**


**No cost-effective lithography**

45 nm	32 nm	22 nm	14 nm	10 nm
Immersion (ArFi)	2 <sup>nd</sup> Generation Immersion	3 <sup>rd</sup> Gen ArFi w/ Source Mask Optimization (SMO)	4 <sup>th</sup> Gen ArFi w/ SMO & Double Patterning (DPL)	5 <sup>th</sup> Gen ArFi w/ Multilayer Patterning or EUV


# Advanced packaging market trends

- *Slowing of Moore's Law forces higher integration, which leads to larger die*
- *Systems, Networking & mobile architects are moving to higher levels of integration: 3D stacking, 2.5D interposers & MCM*


Heterogeneous integration of multiple technologies



Organic DCM



Silicon Interposer



3D TSV

# Heterogeneous Integration and 3Di : “Volumetric Scaling”

- **Requires co-development of Silicon and Packaging solutions**

- Packaging is the key technology for volumetric scaling
  - 2D and 3D technologies
  - High performance I/O
  - Optics
  - CPI: Chip-Package Interaction
  - Power and thermal management

- **Provides lower cost solutions to enable system performance**


- Si cost:performance metric is very challenged

- **Allows for use of mixed semiconductor technologies**

- Enables use of lower cost technologies for less performance sensitive functions

- **Currently in development at IBM**

- CSP (chip scale packages)
- SIP (system in package)
- Interposers
  - Si and other interposer materials
- 3Di
- Photonics





## Summary

- **Silicon performance advancement becoming more challenging as scaling is becoming more costly**
  - Need to look beyond CMOS for cost effective technology solutions
- **Integrated co-development of Silicon and Packaging solutions required to achieve new technologies with superior cost:performance metrics**
- **Volumetric scaling will be critical to future performance enablement**
  - Tightly coupled modules and components
  - 3Di technology
  - Interposer integration
  - High performance I/O and optics